Reverse engineering ZIOVA CS615: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
|||
| Line 5: | Line 5: | ||
== Pinout UART == | == Pinout UART == | ||
X X TX X GROUND | |||
- X RX X X | |||
= Hardware = | = Hardware = | ||
Revision as of 19:55, 8 May 2012
Inside
Pinout UART
X X TX X GROUND - X RX X X
Hardware
CS615[bin]$ cat /proc/cpuinfo system type : Sigma Designs TangoX processor : 0 cpu model : MIPS 4KEc V6.9 Initial BogoMIPS : 291.84 wait instruction : yes microsecond timers : yes tlb_entries : 32 extra interrupt vector : yes hardware watchpoint : yes ASEs implemented : mips16 VCED exceptions : not available VCEI exceptions : not available System bus frequency : 198000000 Hz CPU frequency : 297000000 Hz DSP frequency : 297000000 Hz