Reverse engineering ZIOVA CS615: Difference between revisions
Jump to navigation
Jump to search
Added dumps |
|||
| Line 23: | Line 23: | ||
CPU frequency : 297000000 Hz | CPU frequency : 297000000 Hz | ||
DSP frequency : 297000000 Hz | DSP frequency : 297000000 Hz | ||
=Dumps= | |||
[[ZIOVA CS615 boot]] | |||
Revision as of 19:45, 8 May 2012
Inside
Pinout UART
Hardware
CS615[bin]$ cat /proc/cpuinfo system type : Sigma Designs TangoX processor : 0 cpu model : MIPS 4KEc V6.9 Initial BogoMIPS : 291.84 wait instruction : yes microsecond timers : yes tlb_entries : 32 extra interrupt vector : yes hardware watchpoint : yes ASEs implemented : mips16 VCED exceptions : not available VCEI exceptions : not available System bus frequency : 198000000 Hz CPU frequency : 297000000 Hz DSP frequency : 297000000 Hz